4
4
O)
~
œ
O)
ത

Deepak Metha

		EAST SEARCH	1/12/06
L#	Hits	Search String	Databases
S1	2	6,282,131.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
S2	4	(memory near2 compiler\$1) with (memory near2 instance\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S3	0	(memory near2 compiler\$1) with charcaterization	EPO; JPO;
S4	10	(memory near2 instance\$1) with compilable	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM TDB
S5	8	(memory near2 instance\$1) with (parameter\$1 or parametric)	USPAT, EPO, JPO, DERWENT,
Se Se	1628	(memory near2 instance\$1) with ((data near2 point\$1) or data)	DERWENT;
S7	22	(memory near2 compiler\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO; DERWENT;
S8	198	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	USPAT, EPO, JPO, DERWENT,
88	1880	S2 or S4 or S5 or S6 or S7 or S8	USPAT: EPO, JPO: DERWENT:
S10		S9 and (memory with (MUX near2 factor\$1))	USPAT; EPO, JPO; DERWENT;
S11	-	S9 and (MUX near2 factor\$1)	DERWENT
S12	7	S9 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	JPO; DERWENT; I
S13	0	S9 and (congruent near2 (memory near2 instance\$1))	USPAT; EPO, JPO, DERWENT;
S14	0	S9 and (congruent with (memory near2 instance\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S15	16	S9 and (scale near2 factor\$1)	DERWENT,
S16	0	S9 and ((scale near2 factor\$1) near2 interpolat\$3)	DERWENT;
S17	109	S9 and (memory near2 timing)	USPAT; EPO; JPO; DERWENT;
S18	250	S9 and (memory with ((access or cycle) near2 time))	EPO; JPO; DERWENT; I
S19	37	S17 and S18	DERWENT;
S20	0	S9 and (MUX-4 or MUX-8 or MUX-16 or MUX-32)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S21	176	S9 and ((memory near2 instance\$1) with (ROM or ((static or dynamic) near2 RAM) or EPROM US-PGPUB;	USPAT;
S22	4	S9 and ((scale near2 factor\$1) with interpolat\$3)	EPO; JPO; DERWENT;
S23	22	S17 and S21	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S24	14	S18 and S21	EPO; JPO; DERWENT;
S25	2	S9 and ((memory near2 compiler\$1) with simulat\$3)	EPO; JPO; DERWENT;
S26	4	S9 and ((memory near2 compiler\$1) with technolog\$3)	EPO; JPO; DERWENT;
S27		S9 and ((memory with technolog\$3) with ("1.0" or "0.8" or "0.6" or "0.2"))	USPAT; EPO; JPO; DERWENT; I
S28	44		USPAT; EPO; JPO;
S29	150	S10 or S11 or S12 or S15 or S19 or S22 or S23 or S24 or S25 or S26 or S27 or S28 or S2 or	US-PGPUB; USPAT; EPO; JPO; DERWENT;
S30	7	(memory near2 compiler\$1) with characterization	USPAT; EPO; JPO; DERWENT;
S31	14	(memory near2 compiler\$1) with (memory near2 instance\$1)	USPAT; EPO, JPO; DERWENT;
S32	10	(memory near2 instance\$1) with compilable	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S33	8	(memory near2 instance\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO; DERWENT;
S34	1628	(memory near2 instance\$1) with ((data near2 point\$1) or data)	USPAT; EPO; JPO;
S35	22	(memory near2 compiler\$1) with (parameter\$1 or parametric)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S36	198	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

\$337 \$338 \$339 \$339 \$339 \$339 \$339 \$339 \$339	1880 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	831 or 832 or 833 or 834 or 836 837 and (memory with (MUX near2 factor\$11) 837 and (memory with (MUX near2 factor\$11) 837 and (memory with (indexed factor\$11) 837 and (memory with (indexed factor\$11) 837 and (memory near2 factor\$12) 837 and (memory near2 instance\$12) with (ROM or (istatic or dynamic) near2 RAM) or EPROIUS, USPAT; EPO; US-PGPUB; USPAT; EPO; USPAT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	98 15,1	255 or S58 or S59 or S60 or S61 or S62 S38 or S30 or S40 or S41 or S44 or S46 or S48 or S40 or S50 or S51 or S51 or S51	US POPUBLY USDAT; EPO, JPO, DERWENT, IBM_TIDB
181954	3	Deepak Metha	US-PGPOB; USPAT; EPO; JPO; DERWENT; IBM_TDB

	۱
	•
	_
	ı
	•

1/12/06

	Abstract								
9	Current OR	26	20050519 /09/225 20050512 711/120	20050317 711/147	20050310 717/135	20050303 365/210	20050217 716/18	20041028 711/138	20041014 711/103
1/12/06	ssue Date	20050	20050 20050	20050	20050	20050	20050	20041	20041
EAST SEARCH	et S63 es Title	US 20050114560 A1 Tightly coupled and scalable memory and execution unit architecture	US 20050100390 AT Systems and memods for using metrics to control throttling and swapping in a message proce: US 20050102472 AT Data processor having cache memory	US 20050060500 A1 General purpose memory compiler system and associated methods	US 20050055675 A1 Generation of software objects from a hardware description	US 20050047238 A1 Reconfigurable memory arrays	US 20050039156 A1 Design method for essentially digital systems and components thereof and essentially digital sy	US 20040215893 A1 Method for use of ternary cam to implement software programmable cache policies	I Memory device
	Results of search set S63 Document Kind Codes Title	US 20050114560 A1	US 20050102472 A1	US 20050060500 A1	US 20050055675 A1	US 20050047238 A1	US 20050039156 A1	US 20040215893 A1	US 20040205290 A1 Memory device

US 20040202025 A1	Nonvolatile semiconductor memory device	20041014 365/185.29
US 20040202019 A1	Nonvolatile semiconductor memory device	20041014 365/185.01
US 20040196712 A1	Semiconductor memory device	20041007 365/202
US 20040151038 A1	Memory module and method for operating a memory module in a data memory system	20040805 365/200
US 20040122644 A1	Optimized execution of software objects generated from a hardware description	20040624 703/16
US 20040117168 A1	Global analysis of software objects generated from a hardware description	20040617 703/14
	Simulation of software objects generated from a hardware description	20040617 703/14
	Method for composing memory on programmable platform devices to meet varied memory reu	20040610 716/17
US 20040088702 A1	Lock-free overflow strategy for work stealing	20040506 718/100
	Compilable address magnitude comparator for memory array self-testing	20040415 365/145
US 20040036700 A1	Data communications device, data communications system, document display method with vid	
		20040122 717/155
20030225740	Memory model for a run-time environment	20031204 707/1
20030204676	Data processor having cache memory	20031030 711/137
20030192013	Method and apparatus for facilitating process-compliant layout optimization	
20030178648	Gate array core cell for VLSI ASIC devices	20030925 257/202
20030156751	Method of and apparatus for rectifying a stereoscopic image	20030821 382/154
	Write-barrier maintenance in a garbage collector	20030605 707/103R
US 20030103379 A1	Semiconductor memory device	20030605 365/185.2
US 20030026131 A1	Redundancy circuit and method for replacing defective memory cells in a flash memory device	20030206 365/185.11
US 20030026129 A1	REDUNDANCY CIRCUIT AND METHOD FOR FLASH MEMORY DEVICES	20030206 365/185.09
US 20030002347 A1	Nonvolatile semiconductor memory device	20030102 365/185.29
	Timing circuit and method for a compilable dram	20021219 365/194
US 20020176282 A1	Nonvolatile semiconductor memory device	20021128 365/185.22
	System and method for redundancy implementation in a semiconductor device	20021024 365/200
	SRAM emulator	20020919 365/233
	MEMORY DEVICE OPERABLE WITH A SMALL-CAPACITY BUFFER MEMORY AND HAVIN	20020627 711/103
	Streaming memory controller	20020418 709/213
	Method and system for distributed testing of electronic devices	20020411 714/718
20020035671	Processor with cache control	
	Dynamically-tunable memory controller	
20010048610	Semiconductor memory device	
US 20010037432 A1	Data processor having cache memory	
20010030889	Nonvolatile semiconductor memory device	
2001001	Memory management table producing method and memory device	20010816 711/154
6895452	Tightly coupled and scalable memory and execution unit architecture	20050517 710/22
6892328	Method and system for distributed testing of electronic devices	
6853572		
6850446	Memory cell sensing with low noise generation	20050201 365/206
6848027	Data processor having cache memory	20050125 711/129
6842375	Methods and apparatuses for maintaining information stored in a non-volatile memory cell	20050111 365/185.18
	Independent sequencers in a DRAM control structure	
US 6791882 B2	Nonvolatile semiconductor memory device	20040914 365/185.29

	20040113 703/14 20031202 714/718 es 20031111 711/131 20030923 711/202 20030722 714/711 20030722 365/233 :e 20030715 365/185.11	20030701 20030624 20030610 20030513 20030429 20030312 20030311 20030311		20020409 365/230.05 20020326 365/200 20020312 365/230.06 20020219 318/685 20011225 711/167 20010918 365/230.03 al 20010828 365/191 m 20010814 711/129 20010710 365/185.22 20010619 716/5
Electrically-alterable non-volatile memory cell Gate array core cell for VLSI ASIC devices Nonvolatile semiconductor memory apparatus Method and apparatus for facilitating process-compliant layout optimization System and method for memory characterization Semiconductor device having a high-speed data read operation Semiconductor memory with multiple timing loops Memory with vectorial access	Event based semiconductor test system Compilable address magnitude comparator for memory array self-testing Realtime parallel processor system for transferring common information among parallel proces Memory management table producing method and memory device Memory device generator for generating memory devices with redundancy Built-in precision shutdown apparatus for effectuating self-referenced access timing scheme Redundancy circuit and method for replacing defective memory cells in a flash memory device Data processor having cache memory	System and method for increasing performance in a compilable read-only memory (ROM) SRAM emulator SRAM emulator Optimized virtual memory management for dynamic data types Redundancy circuit and method for flash memory devices System and method for redundancy implementation in a semiconductor device Timing circuit and method for a compilable DRAM Semiconductor memory device having high speed data read operation Low power read circuity for a memory circuit based on charge redistribution between bitlines a	Compilable block clear mechanism on per I/O basis for high-speed memory Dynamically-tunable memory controller Memory controller with programmable delay counter for tuning performance based on timing p: Nonvolatile semiconductor memory device Memory device operable with a small-capacity buffer memory and having a flash memory Automated design of digital signal processing integrated circuit Controlling burst sequence in synchronous memories System and method for increasing performance in a compilable read-only memory (ROM) Memory compiler interface and methodology	Way to compensate the effect of coupling between bitlines in a multi-port memories Architecture with multi-instance redundancy implementation Reduced latency row selection circuit and method Method for controlling several stepping motor modules with prior loading of ramp data Dynamically-tunable memory controller Hierarchical sense amp and write driver circuitry for compilable memory Self-timed clock circuitry in a multi-bank memory instance using a common timing synchronizal Data processor with variable types of cache memories and a controller for selecting a cache m Nonvolatile semiconductor memory device Memory characterization system
	US 6678643 B1 US 6658610 B1 US 6658610 B1 US 6625712 B2 US 6598190 B1 US 6597629 B1 US 6597629 B1	6587364 6584036 6578129 6563732 6556490 6538932 6532174 6473356	US 6466504 B1 US 6453434 B2 US 6438670 B1 US 6438036 B2 US 6434658 B1 US 6425116 B1 US 6425062 B1 US 642456 B1	US 6370078 B1 US 6363020 B1 US 6356503 B1 US 6348774 B1 US 6334174 B1 US 6292427 B1 US 6282131 B1 US 6275902 B1 US 6275902 B1

US 6249471 B1 US 6236618 B1	Fast full signal differential output path circuit for high-speed memory Centrally decoded divided wordline (DWL) memory architecture	20010619 365/207 20010522 365/230.06
US 6233197 B1		
6181600	Metriod and apparatus for a nonvolatile memory interface for burst read operations. Nonvolatile semiconductor memory device	20010410 /10/35
6157576	Nonvolatile semiconductor memory device	20001205 365/185.29
	Nonvolatile semiconductor memory device	
US 6000522 A	Multi-compartment and acceptors computerized vending machine	19991214 194/217
US 5991200 A	Nonvolatile semiconductor memory device	19991123 365/185.18
US 5970986 A		19991026 128/899
	Method and apparatus for configurable memory emulation	
	Nonvolatile semiconductor memory device	
US 5949715 A	Nonvolatile semiconductor memory device	
	Timing scheme for memory arrays	
	Nonvolatile semiconductor memory device	
US 5848432 A	Data processor with variable types of cache memories	711/131
5844842	Nonvolatile semiconductor memory device	19981201 365/185.24
US 5808900 A	Memory having direct strap connection to power supply	
	Framework for constructing shared documents that can be collaboratively accessed by multiple	
	Nonvolatile semiconductor memory device	19980714 365/185.22
US 5644753 A	Fast, dual ported cache controller for data processors in a packet switched cache coherent mu	19970701 711/131
	Flash memory system	19970617 365/185.33
	Data processor and method of processing data in parallel	19970527 711/111
	Apparatus which detects lines approximating an image by repeatedly narrowing an area of the	19960910 382/104
	Dynamic random access memory device with sense amplifiers serving as cache memory indep	19960618 365/238.5
	Digital circuit design assist system for designing hardware units and software units in a desired	19960220 703/14
	Semiconductor memory device employing sense amplifier control circuit and word line control c	19951226 365/233.5
US 5479184 A	Videotex terminal system using CRT display and binary-type LCD display	19951226 345/3.1
US 5452226 A	Rule structure for insertion of new elements in a circuit design synthesis procedure	
5400267	Local in-device memory feature for electrically powered medical equipment	
	Hold-type latch circuit with increased margin in the feedback timing and a memory device using	
	Bitwise implementation mechanism for a circuit design synthesis procedure	716/18
51/5/07	Semiconductor memory device having a driving circuit provided in association with a high spee.	
US 5050091 A	Integrated electric design system with automatic constraint satisfaction	
5046113	Method of and apparatus for detecting pattern defects by means of a plurality of inspecting unit	19910903 382/147
US 4945495 A	Image memory write control apparatus and texture mapping apparatus	
US 4875192 A	Semiconductor memory with an improved nibble mode arrangement	
	High-speed dual mode graphics memory	
US 4803476 A	Video terminal for use in graphics and alphanumeric applications	
US 4688182 A	Method and apparatus for generating a set of signals representing a curve	
US 4686636 A		
US 4686634 A		
US 4666653 A	mernod and apparatus for generating a set of signals representing a curve	198/0811 345/442

US 4465349 A Microfilm card and a microfilm reader with automatic stage positioning US 4431007 A Referenced real-time ultrasonic image display US 4314331 A Cache unit information replacement apparatus US 4245304 A Cache unit information replacement apparatus US 4245304 A Cache unit information replacement apparatus US 4245304 A Cache arrangement utilizing a split cycle mode of operation US 4245304 A Cache arrangement utilizing a split cycle mode of operation US 426304 A Cache arrangement utilizing a split cycle mode of operation US 426300 A1 Parameter storage space allocation. US 20050060500 A Memory compiler units accessing method for generating memory related design files, involves US 6738953 B Memory e.g. ROM characterization method in welloof integrated circuit, involves signals for subs US 6282131 B Automatic memory characterization for designing integrated circuit, involves simulating circuit b Display data encoding of signals representing curve - using parametric cubic polynomial functic EP 175179 A Signal generation method for points on curve - using compiler in form of Hermite cubic parame
